Skip to content. | Skip to navigation

W   o   r   l   d       A   c   a   d   e   m   y       o   f       S   c   i   e   n   c   e       P   r   e   s   e   n   t   s
The 2006 World Congress in Computer Science
Computer Engineering, and Applied Computing
L   a   s     V   e  g  a  s,    N  e  v  a  d  a,    U  S  A   
(  J  u  n  e    2  6  -  2  9,    2  0  0  6 )

Sections
Personal tools
You are here: Home → CDES'06
Current Events
WORLDCOMP'09
Click Here

Other Events
WORLDCOMP'08
Click Here

WORLDCOMP'07
Click Here

NAVIGATION
 
Document Actions

CDES'06- The 2006 International Conference on Computer Design

Last modified 2006-03-23 00:17

Monte Carlo Resort, Las Vegas, Nevada, USA (June 26-29, 2006)

C
D
E
S

'06

    CDES'06 is an international conference held simultaneously (ie, same location and dates) with a number of other joint conferences as part of WORLDCOMP'06 (The 2006 World Congress in Computer Science, Computer Engineering, and Applied Computing). WORLDCOMP'06 is the largest annual gathering of researchers in computer science, computer engineering and applied computing. Many of the joint conferences in WORLDCOMP are the premier conferences for presentation of advances in their respective fields (for the complete list of joint conferences Click Here).

    The motivation is to assemble a spectrum of affiliated research conferences into a coordinated research meeting held in a common place at a common time. The main goal is to provide a forum for exchange of ideas in a number of research areas that interact. The model used to form these annual conferences facilitates communication among researchers in different fields of computer science, computer engineering and applied computing. Both inward research (core areas of computer science and engineering) and outward research (multi-disciplinary, Inter-disciplinary, and applications) will be covered during the conferences.

    The last set of conferences (CDES'05 and affiliated events) had research contributions from 76 countries and had attracted over 1,500 participants. It is anticipated to have over 2,000 participants for the 2006 event.

    You are invited to submit a draft paper of about 5-8 pages and/or a proposal to organize a Technical Session/workshop (see the Submission information). All accepted papers will be published in the respective conference proceedings. The names of technical session/workshop organizers/chairs will appear on the cover of the proceedings/books as Associate Editors.

    Topics of interest include, but are not limited to, the following:

      • Workshop on Future Computing'06
      • Computing in Nanotechnology
          - Integration of high-performance computing in nanotechnology
          - Nanodevices
          - Nanostructures
          - Nanotubes
          - Biomolecular mechinery
          - Nanomaterials
          - Nanomedicine
          - Nanobiotechnology
          - Molecular machines
          - Scanning probes
          - Nanoelectronics
          - Sensors
          - Self-assembly
          - Computational chemistry
          - Nanoscale structures
          - Nanosystems
          - Supercomputing and nanotechnology
          - Biomedical engineering and nanotechnology
          - Supramolecular chemistry and technology
          - Material science
          - Miniaturization of science
          - Case studies and applications
          - Nanotech and space exploration
          - Nanotoxicology
          - Nanotechnology and bioinformatics
          - Nanotechnology challenges
          - Social impacts of nanotechnology
      • Interaction between compilers and computer architectures
      • Processor and co-processor design
      • Cache and memory systems
      • Reliable architectures
      • Power-efficient computer design and power management
      • Parallel/multi-processor computer architectures
      • Impact of novel technologies on computer architecture
      • Scheduling techniques
      • Prefetching techniques
      • Computer systems design and applications
      • Architecture simulation systems
      • Branch prediction
      • Superscalar and dataflow design
      • Interconnect and interface design
      • Storage subsystem architectures
      • High-performance input/output systems and design
      • Architectures for secure computing
      • Innovative hardware/software architectures
      • Performance analysis and evaluation
      • Large-scale systems
      • Logic and circuit design
      • Arithmetic circuits
      • Memory circuits
      • Microarchitectures
      • Multi-thread, multi-cluster, multi-core systems and processors
      • Case studies
      • Real-time architectures
      • Benchmarking and measurements
      • VLSI systems design and scaling techniques
      • Quantum computing
      • Nanoelectronics
      • Novel design and methodologies
      • System-on-a-chip: design and methodology
      • Complexity issues
      • High-level design methodologies
      • ASIC design and architectures
      • Support of operating systems and languages
      • Reusable architectures
      • Synthesis
      • Pipelining
      • Mixed-signal design and analysis
      • Electrical/packaging designs and co-designs
      • FPGA-based design
Academic Co-Sponsors

MIT Media Laboratory

Texas Advanced Computing Center
The University of Texas at Austin
Other Co-Sponsors

One Laptop Per Child (OLPC)
Media Co-Sponsors


Hodges' Health

Charter Cable Internet Access

 

Administered by
Universal Conference Management Systems & Support (UCMSS)
San Diego, California, USA

If you can read this text, it means you are not experiencing the Plone design at its best. Plone makes heavy use of CSS, which means it is accessible to any internet browser, but the design needs a standards-compliant browser to look like we intended it. Just so you know ;)